1. Introduction
===============

If SiO~2~ gate dielectric thickness is reduced below 1.4 nm, the resulting high gate leakage current levels due to electron tunneling effects become unacceptable for device reliability \[[@B1-materials-07-06965],[@B2-materials-07-06965]\]. The decreasing sizes in complementary metal oxide semiconductor (CMOS) transistor technology required the replacement of SiO~2~ with gate dielectrics that have a high dielectric constant (high*-k*) \[[@B3-materials-07-06965],[@B4-materials-07-06965]\]. The equivalent oxide thickness (EOT) is the thickness of SiO~2~ gate oxide needed to obtain the same gate capacitance as that obtained with thicker high-*k* dielectrics. Thicker equivalent oxide thickness, to reduce the leakage current of gate oxides, was obtained by introducing the high-*k* dielectric into real applications from 45 nm node technology. In recent years, various high*-k* gate dielectrics have been investigated to find suitable alternative materials \[[@B5-materials-07-06965],[@B6-materials-07-06965],[@B7-materials-07-06965],[@B8-materials-07-06965],[@B9-materials-07-06965],[@B10-materials-07-06965],[@B11-materials-07-06965],[@B12-materials-07-06965]\]. Significant progress has been made on the screening and selection of high*-k* gate dielectrics, understanding their physical properties, and their integration into CMOS technology \[[@B13-materials-07-06965],[@B14-materials-07-06965],[@B15-materials-07-06965],[@B16-materials-07-06965],[@B17-materials-07-06965],[@B18-materials-07-06965],[@B19-materials-07-06965],[@B20-materials-07-06965]\]. Now it is recognized that a large family of oxide-based materials emerges as candidates to replace SiO~2~ gate dielectrics in advanced CMOS applications \[[@B21-materials-07-06965],[@B22-materials-07-06965],[@B23-materials-07-06965],[@B24-materials-07-06965],[@B25-materials-07-06965],[@B26-materials-07-06965]\]. Among them are cerium oxide CeO~2~ \[[@B27-materials-07-06965]\], cerium zirconate CeZrO~4~ \[[@B28-materials-07-06965]\], gadolinium oxide Gd~2~O~3~ \[[@B29-materials-07-06965]\], erbium oxide Er~2~O~3~ \[[@B30-materials-07-06965]\], neodymium oxide Nd~2~O~3~ \[[@B31-materials-07-06965]\], aluminum oxide Al~2~O~3~ \[[@B32-materials-07-06965]\], lanthanum aluminum oxide LaAlO~3~ \[[@B33-materials-07-06965]\], lanthanum oxide La~2~O~3~ \[[@B34-materials-07-06965]\], yttrium oxide Y~2~O~3~ \[[@B35-materials-07-06965]\], tantalum pentoxide Ta~2~O~5~ \[[@B36-materials-07-06965]\], titanium dioxide TiO~2~ \[[@B37-materials-07-06965]\], zirconium dioxide ZrO~2~ \[[@B38-materials-07-06965]\], lanthanum doped zirconium oxide La*~x~*Zr~1*−x*~O~2−δ~ \[[@B39-materials-07-06965]\], hafnium oxide HfO~2~ \[[@B40-materials-07-06965]\], HfO~2~-based oxides La~2~Hf~2~O~7~ \[[@B41-materials-07-06965]\], Ce*~x~*Hf~1*−x*~O*~2~* \[[@B42-materials-07-06965]\], hafnium silicate HfSi*~x~*O*~y~* \[[@B43-materials-07-06965]\], and rare-earth scandates LaScO~3~ \[[@B44-materials-07-06965]\], GdScO~3~ \[[@B45-materials-07-06965]\], DyScO~3~ \[[@B46-materials-07-06965]\], and SmScO~3~ \[[@B47-materials-07-06965]\]. Excellent device results have been obtained using La~2~O~3~ gate dielectric layers (*k* \~ 27), with a 3.3 nm thick La~2~O~3~ layer giving a SiO~2~ EOT as low as 0.48 nm, together with very low leakage currents \[[@B48-materials-07-06965]\]. However, La~2~O~3~ is chemically unstable and is easily converted to La(OH)~3~ on reaction with ambient water. LaAlO~3~ combines the advantages of the high permittivity of La~2~O~3~ with the chemical and thermal stability of Al~2~O~3~. LaAlO~3~ has a permittivity of 22--27, a large band gap (6.2 eV), and high band offsets on Si (1.8 eV for electrons and 3.2 eV for holes). Equivalent SiO~2~ thicknesses as low as 0.9--1.1 nm have therefore been achieved using LaAlO~3~. Recently, to enhance the thermal stability is the incorporation of aluminum (Al) to develop innovative multifunctional advanced lanthanide aluminates-based ceramics, NdAlO~3~ \[[@B49-materials-07-06965]\]. They remain amorphous up to high temperatures, leading to a large reduction in leakage current relative to poly-crystalline Nd~2~O~3~ films during CMOS processing. Therefore, the lanthanide aluminates, MAlO~3~ (M\~La, Nd), are promising high-*k* materials for next generation CMOS applications.

The rapid growth of Flash memory technology has been motivated by the continuous downscaling of memory cells \[[@B50-materials-07-06965],[@B51-materials-07-06965]\]. Starting from the advanced technology generation for charge-trapping Flash devices, the spacing between two adjacent gates became too narrow to arrange the metal gate to overlap the floating gate vertically in minimum feature-sized standard cells \[[@B52-materials-07-06965],[@B53-materials-07-06965]\]. The introduction of high*-k* materials into floating-gate Flash memory has been proposed as a potential solution \[[@B54-materials-07-06965],[@B55-materials-07-06965],[@B56-materials-07-06965]\]. A fundamental understanding of the trap mechanism in new dielectric materials was critical for write/erase, retention and endurance properties of Flash memory \[[@B57-materials-07-06965],[@B58-materials-07-06965],[@B59-materials-07-06965]\]. Therefore, new ideas and approaches are required. These include: Negative-Bias Temperature Instability (NBTI), NBTI lifetime prediction, fast reliability screening and charge pumping techniques. These measurement techniques are required to understand of the underlying science of these dielectrics. Reliability degradation, defect loss, slowdown, and device lifetime enhancement, energy and spatial distribution, electron trapping and interface states, time-dependent defect variation were actively investigated for the high-*k* dielectrics for several years.

Prior to this paper, many novel measurement approaches were proposed for the next generation Flash memory since 2005 \[[@B60-materials-07-06965],[@B61-materials-07-06965],[@B62-materials-07-06965],[@B63-materials-07-06965],[@B64-materials-07-06965],[@B65-materials-07-06965],[@B66-materials-07-06965],[@B67-materials-07-06965],[@B68-materials-07-06965]\]. Various significant findings related to traps within the gate oxides were also reported \[[@B69-materials-07-06965],[@B70-materials-07-06965],[@B71-materials-07-06965],[@B72-materials-07-06965]\]. In this paper, a novel electrical characterization of Metal Oxide Semiconductor (MOS) capacitance: pulse capacitance-voltage (CV), was proposed in detail. The accuracy and reliability of the pulse CV testing system was comprehensively verified and examined, and shown to be a powerful measurement method for dielectric characterization of high*-k* materials. Large hysteresis effects caused by oxide traps were observed in lanthanide aluminum oxides, which was critical for the development of the charge-trapping Flash memory in the future.

2. Experimental Section
=======================

High*-k* dielectrics, LaAlO~3~, NdAlO~3~ thin films, were deposited on *n*-type Si (100) substrates using liquid injection atomic layer deposition (ALD), carried out on an Aixtron AIX 200FE AVD reactor (Aixtron, Herzogenrath, Germany) fitted with the "Trijet"™ liquid injector system. The LaAlO~3~ thin films grown by ALD are all La deficient, with the La:Al ratio varying from 0.50 to 0.61 over the growth temperature range of 160--300 °C. As gas phase reactions are absent in ALD, the precursor is likely to remain intact until reaching the growth surface. It is therefore unsurprising that there is little variation in the La:Al ratio, although the reason for the La deficiency in the thin films is not known. The thickness of the LaAlO~3~ thin film grown by ALD is 28 nm. Near stoichiometric NdAlO~3~ thin films were grown by utilizing the single-source precursor \[NdAl(OPr*^i^*)~6~(Pr*~i~*OH)\]~2~. Selected thin films were subjected to high-temperature (750--950 °C) post-deposition annealing (PDA) in pure nitrogen (N~2~) ambient for 60 s. Subsequently, a post-metallization forming gas anneal (FGA) was carried out at 400 °C for 30 min using H~2~:N~2~ in the ratio 1:9, together with a control as-deposited sample. The high-*k* thickness and a thin native oxide interlayer, adjacent to the silicon substrate, changed from 11 and 1.5 nm, respectively, to 10.4 and 2.5 nm, respectively, after 950 °C PDA. This could be due to inter-diffusion of oxygen between SiO~2~ and NdAlO~3~. Here, NdAlO~3~ thin films samples discussed in the manuscript was after PDA. A thermal SiO~2~ sample was grown using dry oxidation at 1100 °C to provide a comparison with the high*-k* stacks. MOS capacitors were fabricated by thermal evaporation of Au gates through a shadow mask with an effective area of 4.9 × 10^−4^ cm^2^. The backside contact of selected Si wafers was cleaned with a buffer HF solution and subsequently a 200 nm thickness of Al film was deposited on it by thermal evaporation.

The pulse CV measurement system was developed and implemented to probe the MOS capacitor sample with high*-k* thin film, and its system structure chart is shown in [Figure 1](#materials-07-06965-f001){ref-type="fig"}. We used a functional/arbitrary waveform generator to input a pulse voltage waveform (*v~g~*) for the sample. The related current through the sample (*i*~total~) was fed into a current amplifier and then was amplified as an output voltage signal (*v*~CH2~). Channel two of the oscilloscope was used to track the output voltage, while the input pulse voltage waveform was monitored in channel one. There was no specific requirement for the oscilloscope model. Here, the DG1302 oscilloscope was employed. In terms of functional/arbitrary waveform generator, DG3061 (RIGOL, Beijing, China)/DG2041 (RIGOL)/HP8110 (Agilent, Santa Clara, CA, USA) could be implemented to produce pulse voltage. The Keithley 428 current amplifier (Keithley, Cleveland, OH, USA) was selected for the pulse CV measurement system. The symbol diagram of an under-testing device is also modeled in the inset of [Figure 1](#materials-07-06965-f001){ref-type="fig"}. For MOS capacitor samples with the high-*k* thin film, we could make it simple as the parallel combination of a capacitor (C) and a resistor (R). Accordingly, the current flowing through the capacitor and resistor are *i~C~* and *i~R~*, respectively. Details are discussed in the following section.

![Pulse capacitance-voltage (CV) measurement system structure chart. A functional/arbitrary waveform generator was implemented to generate the voltage pulse waveform. The current through the under-testing device was fed into a current amplifier and then was amplified as an output voltage signal. An oscilloscope was used to monitor the input and output voltage signals.](materials-07-06965-g001){#materials-07-06965-f001}

3. Results and Discussion
=========================

In order to verify the working principle behind the pulse CV measurement system, firstly, a discrete commercial ceramic capacitor with a near infinite resistance value was used to replace the MOS capacitor sample shown in [Figure 1](#materials-07-06965-f001){ref-type="fig"}. The value of the capacitance component was below 1000 pF. Via the relation between voltage and current, the following formula is derived: $$i_{C}\left. (t \right) = \frac{v_{\text{CH}2}\left( t \right)}{A} = C\cdot\frac{dv_{g}\left( t \right)}{dt}$$ where *v*~CH2~ is the output voltage of the current amplifier (recoded by channel two of the oscilloscope). *v~g~* is the input voltage of the sample. *A* is an amplification factor of the current amplifier and *C* is the capacitance value of the device under test. Re-arranging, *v*~CH2~ could be obtained: $$v_{\text{CH}2}\left( t \right) = A\cdot C\cdot\frac{dv_{g}\left( t \right)}{dt}$$

Based on the formula above, the theoretical *v*~CH2~ could be calculated as a reference to compare the measurement results. In [Figure 2](#materials-07-06965-f002){ref-type="fig"}a, the measurement results from channel one (green) and channel two (purple) of the oscilloscope are presented. Following the derived formula, we plotted the theory data for channel one (blue) and channel two (red). Obviously, it was observed that the theory data fitted well with measurement results.

![(**a**) Voltage (V) *versus* time (μs) of a discrete capacitor. (**b**) Voltage (V) *versus* time (μs) of a discrete resistor. (**c**) Voltage (V) *versus* time (μs) of a discrete capacitance parallel with a discrete resistance. CH1 denotes the input voltage waveform (*v~g~*), while CH2 represents the output voltage waveform (*v*~CH2~). Theory curves were presented based on formula calculation. Measurement data were recorded by channel 1 and channel 2 of the oscilloscope.](materials-07-06965-g002){#materials-07-06965-f002}

A discrete resistor with a resistance value *R* as the under testing device to replace the discrete commercial ceramic capacitor was then investigated. The current flowing through the resistor was given: $$i_{R}\left( t \right) = \frac{v_{\text{CH}2}\left( t \right)}{A} = \frac{v_{g}\left( t \right)}{R}$$ $$v_{\text{CH}2}\left( t \right) = A\cdot\frac{v_{g{(t)}}}{R}$$

The comparison between theory and measurement is demonstrated in [Figure 2](#materials-07-06965-f002){ref-type="fig"}b. Like the result of the discrete capacitance, we found the theory and measurement had an impressive consistency.

Finally, the parallel combination of the discrete capacitor and the discrete resistor was merged. The related formula was updated as: $$i_{\text{total}}\left( t \right) = \frac{v_{\text{CH}2}\left( t \right)}{A} = i_{C}\left( t \right) + i_{R}\left( t \right) = C\cdot\frac{dv_{g}\left( t \right)}{dt} + \frac{v_{g}\left( t \right)}{R}$$ $$v_{\text{CH}2}\left( t \right) = A\cdot C\cdot\frac{dv_{g}\left( t \right)}{dt} + ~A\cdot\frac{v_{g}\left( t \right)}{R}$$

In [Figure 2](#materials-07-06965-f002){ref-type="fig"}c, it was found that the theoretical calculation agreed well with measurement data. In summary, the working principle in terms of the pulse CV measurement system is mainly attributed to the current flowing through the device under test. In this paper, the measurement of MOS capacitance with parasitic resistance (usually the value was above 2 MΩ) was the key issue.

Before considering a MOS capacitance, the extracted capacitance data from a discrete capacitor should be fully understood. As an example, we tested a 330 pF discrete capacitor. From Equation (2) and an inset in [Figure 3](#materials-07-06965-f003){ref-type="fig"}, the extracted CV graphs are shown in [Figure 3](#materials-07-06965-f003){ref-type="fig"}, where we place the original voltage-time (VT) graphs as the inset. Pulse CV up/down (black) means that the CV results were extracted from the rise/fall edge of the input pulse on channel 1 in the inset. Before utilizing the pulse CV technique, a conventional CV test was commonly carried out via Agilent4275/4284 LCR meter (Agilent, Santa Clara, CA, USA). The related CV results (red) are presented in [Figure 3](#materials-07-06965-f003){ref-type="fig"}. In the conventional test, up/down means the measurement starting from low/high to high/low voltage. The comparison was also made between the conventional test and the pulse CV measurement as shown in [Figure 3](#materials-07-06965-f003){ref-type="fig"}. Besides high accuracy superposition, the CV curves from the pulse CV measurement need a rise to reach the true capacitance value within the voltage range from −2 to −1.5 V. Similarly, a fall from the true capacitance value was also observed within the range of 1.5--2 V. The phenomenon was mainly due to the response time of the oscilloscope and the capacitance charging and discharging issues. In consequence, the middle part of the full CV curves was preferred, which reflected the actual capacitance value of the discrete capacitor, like −1.5--1.5 V within the range of −2--2 V.

After the comparison between the conventional and pulse CV test for a discrete commercial ceramic capacitor, a thermal oxide (SiO~2~) MOS capacitor sample was investigated. [Figure 4](#materials-07-06965-f004){ref-type="fig"}a shows the original VT data from both channel one and channel two of the oscilloscope. Calculated from the Equation (6), the related CV results are given in [Figure 4](#materials-07-06965-f004){ref-type="fig"}b. Similarly, a conventional CV test was employed to compare with the new pulse CV technique. From [Figure 4](#materials-07-06965-f004){ref-type="fig"}b, vertically the pulse CV and conventional CV results matched consistently. There was no variation either in accumulation or depletion region. Furthermore, horizontally there was no clear shift for the pulse and conventional CV test. This is because there were no significant traps located in the oxide layer of the thermal SiO~2~ MOS system. Therefore, it should be the case that no flat-band voltage shift was observed. In other words, the fast (pulse CV) and slow (conventional test) CV measurements were expected to be the same, which was supported by our finding shown in [Figure 4](#materials-07-06965-f004){ref-type="fig"}b. It can be concluded that the pulse CV system is suitable for MOS capacitance measurement. This provides a convincing basis for investigation of more complicated MOS capacitors with high*-k* thin films.

![Capacitance (pF) *versus* voltage (V) of a discrete capacitor. Inset: Voltage (V) *versus* time (μs) of a discrete capacitor using the pulse CV measurement. CH2 was used to extract the capacitance value. Conventional test up and pulse CV up: *v~g~* forward from −2 to +2 V (the up trace). Conventional test down and pulse CV down: *v~g~* backward from +2 to −2 V (the down trace).](materials-07-06965-g003){#materials-07-06965-f003}

![(**a**) Voltage (V) *versus* time (μs) of a thermal SiO~2~ MOS sample. (**b**) Capacitance (pF) *versus* voltage (V) of the SiO~2~ MOS sample.](materials-07-06965-g004){#materials-07-06965-f004}

The high*-k* thin film of LaAlO~3~ was now under research. The MOS capacitor samples with LaAlO~3~ were probed using pulse CV technique. The VT results are shown in [Figure 5](#materials-07-06965-f005){ref-type="fig"}a. Unlike the discrete capacitor and the SiO~2~ MOS capacitors introduced before, there were two distinct peaks in channel two in the up (forward from −3 to +3 V) and down (backward from +3 to −3 V) trace of the input pulse, respectively. When we did the extraction based on Equation (6) into CV results in [Figure 5](#materials-07-06965-f005){ref-type="fig"}b, the distinct peaks indicated that a strong inversion occurred when frequency is low. The capacitance density in the accumulation region was 1.27 × 10^5^ pF·cm^−2^, when the electric field within the oxide is 7.14 × 10^7^ V·m^−1^. In the inversion region, an inversion layer exists at the silicon surface. In response to the low frequency analog continuous (AC) signal, inversion layer charges can be supplied and removed quickly enough to respond to changes with the gate AC signal voltage, and incremental charge is effectively added or subtracted at the surface of substrate. Most importantly, it was found that a clear horizontal voltage shift happened between the up and down trace. The shift was around 1.3 V. However, only a horizontal voltage shift of 0.4 V was observed in the same samples from the conventional CV test. It was proved that the pulse CV technique was more accurate to track traps in oxides, avoiding trapped electrons/holes recovering/detrapping within the testing time interval of the conventional CV test. The obvious horizontal voltage shift was induced by trapping and detrapping of electrons/holes between the up and down trace of channel one in [Figure 5](#materials-07-06965-f005){ref-type="fig"}a. When the positive voltage (+3 V) is forced on the metal side, net positive charges induce a negative shift of the C-V curve. While, if a negative voltage (−3 V) is applied on the metal side, net negative charges cause a positive shift of the C-V curve. As a discussion, a possible explanation is that the shifts might be related to as-grown positive charges and as-grown electron traps. It was reported that there are as-grown fixed positive charges (oxygen vacancies) and as-grown electron traps in high-*k* oxides \[[@B57-materials-07-06965],[@B73-materials-07-06965],[@B74-materials-07-06965],[@B75-materials-07-06965]\]. If both as-grown positive charges and as-grown electron traps in high-*k* oxides have a high energy level, when *V~g~* \< 0, the as-grown positive charges are compensated by electrons, which come from the metal gate and trapped into the as-grown traps; while when *V~g~* \> 0, electrons are detrapped to the metal gate through tunneling, which causes that (1) the net charges in the oxide are positive and then (2) the CV curve negatively shifts.

![(**a**) Voltage (V) *versus* time (μs) of A LaAlO~3~ sample. (**b**) Capacitance (pF) *versus* voltage (V) of the LaAlO~3~ sample. In the pulse CV test, considerable flat-band voltage shift was observed.](materials-07-06965-g005){#materials-07-06965-f005}

The impact of testing time on the horizontal shift of the CV curve was considered. In the pulse CV technique, edge time for both rise and fall of the voltage pulse was critical to estimate the trap density located in the oxide. The single pulse CV technique described in the paper can be used to accurately measure the charging-induced flat-band voltage shift. Furthermore, a two-pulse CV technique was developed to measure the flat-band voltage shift caused by discharging the traps in dielectrics \[[@B63-materials-07-06965]\]. The rising and falling slopes of a pulse signal applied to the gate will give rise to a displacement current proportional to the capacitance and the pulse ramp rate (see Equation (1)). Less edge time means less test time among each voltage biases. The rise edge time is shown in the inset of [Figure 6](#materials-07-06965-f006){ref-type="fig"}. When the edge time was increased to a relatively large value (\~10 s), the test process of the pulse CV was equal to the conventional CV test carried out via a LCR meter. In [Figure 6](#materials-07-06965-f006){ref-type="fig"}, it was observed that the flat-band voltage shift was narrowed with increasing edge time and it indicates that the flat-band voltage shift is partially recovered during the edge time of the pulse. Trapped electrons/holes recovering were sensitive to time. Therefore, the time-dependent trapping/detrapping should be probed by short edge time in the pulse CV measurement, which corresponds to shallower traps (traps at a high energy level within oxide), at least within the timescale considered here. While for the larger value of the edge time, the transient shift of the flat-band voltage shift is attributed to slow electron trapping/detrapping. It is also noted that all the ramp-down traces in [Figure 6](#materials-07-06965-f006){ref-type="fig"} are almost overlapped, suggesting that the total trapping level changes little during each charging process (positive bias induced). Similar results have been observed and confirmed by using the conventional CV measurement.

![Capacitance (pF) *versus* voltage (V) of a LaAlO~3~ sample. The variation of flat-band voltage was decreased with increasing pulse edge time.](materials-07-06965-g006){#materials-07-06965-f006}

In order to figure out how edge time determines the flat-band voltage shift, two high*-k* materials (LaAlO~3~ and NdAlO~3~) plus a thermal oxide were tested, as shown in [Figure 7](#materials-07-06965-f007){ref-type="fig"}. By adjusting the edge time, the time-dependent trapping/detrapping was tracked correspondingly. Also, it provided a solution to estimate the entire density of net trapped charges within the oxide under specific edge time. For both high*-k* materials, variations of flat-band voltage were reduced with longer edge time. Due to the hardware limit of the waveform generator, the longest edge time was rated at 900 μs. When the edge time reached 1 × 10^7^ s (10 μs), the pulse CV method was supposed to be a type of conventional CV test. The data obtained via a LCR meter are also shown in [Figure 7](#materials-07-06965-f007){ref-type="fig"}. It was found that for LaAlO~3~ the variation of the flat-band voltage remained a constant when edge time is less than 400 μs, which means that the entire density of the net trapped charges within the dielectric was measured if edge time is below 400 μs. This is because, once all as-grown electron traps were filled, *V~FB~* would not shift further. The effective trapped charge density now is 1.04 × 10^12^ cm^−2^ (= *C~ox~*∆*V~FB~*/*q*, where ∆*V~FB~* = 1.31 V and *C~ox~* = 1.27 × 10^5^ pF·cm^−2^ is the capacitance density in the accumulation region). ∆*V~FB~* did not return to its fresh value (0.4 V) even under 900 μs of edge time, indicating that some electrons are still trapped within the high-*k* layer. From [Figure 7](#materials-07-06965-f007){ref-type="fig"}, it was observed that traps of LaAlO~3~ measured by the conventional CV method were less than 31% of the total trapping. Trapping is dominated by the high-*k* layer, which cannot be probed by charge pumping. The charging within 100 s is about 30% of the total, which will be missed if the slow quasi-dc techniques were used. In terms of NdAlO~3~, ∆*V~FB~* was recorded at 0.64 V as the largest value under the edge time of 200 μs, with trap density of 1.14 × 10^12^ cm^−2^ (where ∆*V~FB~* = 0.64 V and *C~ox~* = 2.86 × 10^5^ pF·cm^−2^). Similar to LaAlO~3~, the curve trend was also plotted downward and ∆*V~FB~* was close to the fresh value measured using the conventional CV technique. Within the edge time range of 400--700 μs, the slope rate of LaAlO~3~ decreased more significantly than NdAlO~3~, which indicated that trapped electron detrapping was more sensitive to time. It is noted for NdAlO~3~, ∆*V~FB~* did not saturate even at the fastest testing speed of the pulse (200 μs). The entire density of net trapped charges shall be captured using a rapider pulse generator and higher measurement resolution. Concerning thermal oxide, there was no flat-band voltage variation under various edge times, which was also supported by the measurement shown in [Figure 4](#materials-07-06965-f004){ref-type="fig"}b.

![Variation of flat-band voltage (V) with different edging time (μs) of NdAlO~3~, LaAlO~3~ and SiO~2~ samples.](materials-07-06965-g007){#materials-07-06965-f007}

Finally, the variation of *V~PP~* was investigated for LaAlO~3~, where *V~PP~* denoted the peak to peak voltage of the pulse. When *V~PP~* was 4 V, the pulse started from −2 to 2 V. The definition of *V~PP~* could also be referred in the inset of [Figure 8](#materials-07-06965-f008){ref-type="fig"}a. The relationship between ∆*V~FB~* and edge time under different *V~PP~* levels was indicated in [Figure 8](#materials-07-06965-f008){ref-type="fig"}a. It was observed that with stronger *V~PP~* stress, the ∆*V~FB~* remained at a higher level. In all cases, ∆*V~FB~* almost linearly depends on *V~PP~* and reaches a value of 1.67 V at a high voltage (*V~PP~* = 6 V), denoting a rather strong trapping process in the dielectric stacks. The effective trapped charge density is 1.33 × 10^12^ cm^−2^ (where ∆*V~FB~* = 1.67 V and *C~ox~* = 1.27 × 10^5^ pF·cm^−2^), as *V~PP~* equals to 6 V and edge time at 250 μs. Electron traps with deeper energy levels may exist in the bulk of the high-*k* layer, which can only be charged with larger gate bias. Slower ramp rates would cause more detrapping during the CV measurements, while higher ramp rates were limited by the trans-amplifier's bandwidth. [Figure 8](#materials-07-06965-f008){ref-type="fig"}b shows the remaining traps during various edge times after taking the pre-existing traps into account. The pre-existing traps are time-independent and also termed as the whole traps. The normalized trapped charge and bar diagram are implemented in [Figure 8](#materials-07-06965-f008){ref-type="fig"}b.

In general, following the procedure of the pulse CV test, it would be more convincing to characterize the trapping/detrapping mechanism of the electrons/holes in the high*-k* materials, which would be used for the development of the next generation non-volatile memory.

![(**a**) Variation of Flat-band Voltage (V) with Different Edging Time (μs) of The LaAlO~3~, Samples under different VPP level. VPP denotes peak to peak voltage of the pulse. (**b**) Normalized Trapped Charge with Different Edging Time (μs).](materials-07-06965-g008){#materials-07-06965-f008}

4. Conclusions
==============

In this paper, we have introduced a novel electrical characterization for MOS capacitors with high*-k* materials: pulse CV measurement. Different from the conventional CV test, the pulse CV technique could complete the whole test within 1 ms. By using the new technique, the testing time (edge time) and the bias/stress time (width time) could be easily adjusted. Compared to thermal oxides, MOS capacitors with high*-k* materials (like LaAlO~3~ and NdAlO~3~) showed the intrinsic time-dependent trapping/detrapping mechanism via the pulse CV measurement. Various observations concerning the variation of flat-band voltage were discussed accordingly. After understanding the trapping/detrapping mechanism of the high*-k* oxides, the pulse CV technique might be a solid foundation for further exploration into charge-trapping, non-volatile memory based on high-*k* oxides in the coming future.
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